

FIG. 1




FIG. 2




FIG. 3




FIG. 4




Diagram illustrating a multi-bit parallel adder circuit according to the invention. The circuit consists of a series of adders (B1, B2, ..., Bm) connected in a chain. Each adder Bk takes inputs Xk and Pk-1 and produces output Pk. The inputs are generated by a decoder and a series of transistors. The diagram includes labels for VCH, Q, Q1, Q2, Qm, and various current and voltage parameters like A, b, a, n, i, m, and delta V.

THIS INVENTION

FIG. 5B




FIG. 6




FIG. 7






FIG. 8







**FIG. 10**

|                | (CHARGING) |                    | 1048mA  |    |
|----------------|------------|--------------------|---|----|
| PRIOR ART      | AC         | DC                 | (SUBTHRESHOLD) 973  |    |
|                | 75         | WORD DRIVER<br>695 | DECODER<br>209  | 69 |
|                |            | 109                | ↑<br>DRIVE CIRCUIT  |    |
| THIS INVENTION | 75         | 34                 | VT = -0.12V (5μm, 10nA), S=97mV/dec., T=75°C<br>Leff=0.15μm, Tox=4nm, VCH=1.75V, Vcc=1V<br>CYCLE TIME : 180ns<br>REFRESH CYCLE COUNT : 128K<br>CHIP SIZE : 23mm x 45mm<br>TOTAL DATA LINE CAPACITANCE CHARGING<br>AND DISCHARGING PER CYCLE : 17 nF |    |

FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15








FIG. 16A







# FIG. 18A



# FIG. 18B




FIG. 19




FIG. 20






FIG. 21



**FIG. 22A**  
PRIOR ART



**FIG. 22B**  
PRIOR ART





FIG. 23  
PRIOR ART








FIG. 25

